A new silicon-based single-electron memory cell is presented for use as a high-speed RAM. Novel architectme and operation schemes are evaluated by conducting Monte Carlo singleelectron simulations. By performing transient waveform analysis. a lugh-speed write operation IS demonstrated with a wnte time shorter than IO nsec.
The lateral size of the T-shaped memory node region may be chosen of the order of a few tens of nanometers to meet the current lithography conditions. Therefore. the single-electron memory operation is generahsed in the L-SEM cell by employmg CB (coulomb Blockade) due to multiple electrons ranging from a few to a few tens rather than purely one. The stored memory node voltage is sensed by monitonng the current through the MOS channel induced under the memory node. The memory-cell array consists of one L-SEM device connected to the source. data and word lines ( Fig. I(b) ).
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This is a different operation principle from those of other quantum-dot single electron memory cells [2] - [4] where charge injection is done between the MOS channel and the nanometrescale memory node through the gate oxide. These quantutnQt memory cells are classified as non-volatile memory, and have in general long data retention times. However. the wnte'etase operations of these memory cells are inherently slow, typically ranging from 10" to IO" seconds. since the operations rely on the Fowler-Noniheim runnelling currents through a solid oxide barrier under large elecmc fields.
The L-SEM cell structure with the MTJ has several advantages. Firstly. it enables larger tunnelling currents. resulting in faster charging 1 discharging operations. Secondly. because of its gain cell nature, the L-SEM overcomes the inherent low-noisemargin issue of the conventional one-nansistorione-capacitor (1-T) DRAM ceils. Thirdly, the use of the MTJ suppresses the leakage current due to co-tunnelling. Finally, the cumbemome off* charge effects may be reduced: this issue will be discussed in the last section of this paper.
In this work the cell structure was first designed by using a 2D capacitance simulator. Second the I-V characteristics of the key MTJ were simulated to evaluate the Coulomb gap. and finally full memory sequences were simulated by usmg a singleelectron circuit analysis simulator [S] . Figure 2 shows the cycle timing diagram for the common source Vs and data Vy voltage, Vsy, and word voltage, VW. for writing the '0' and '1' sequences. . and the ttmc-dependence of the memory node voltage (solid Ime) and the correspondmg number of electrons stored on the memory node (broken lure) are shoun for the same wrote '0' and ' 1. sequences ( Fig. 6(c) ). Vsy and VW were chosen to be 100 and 180 m\'. respectively. Fast switching is achieved between high and low levels WI&I a switching time as short as 10 nsec. Details of discrensed chargmg'discharging steps can be seen in Fig. 6 . We investigated the effects of the word voltage pulse height on these write operations. Figure 7 (a) shows the transient of the memory-node voltage for various values of Vw. It can be seen that the switching becomes faster with increasing VW since a larger VW results in a larger tunnelling current through the MTJ. leading to faster charging-up. In Fig. 7(b) . the switching time tTHL is plotted as a function of VW. The switching occws above a certain threshold voltage and then tTHL decreases rapnily. This IS because a larger tunnelling current flows with increasmg VW over the critical voltage. and t,,.,, approaches the limit determined by Cr R. it can be seen that trHL can be redu& to less than 10 nsec for the present S-nm-islands L-SEM cell structure An alternative L-SEM cell structure with a 2D network tunnel junction (NTJ) (see Fig.8(a) ) was also examined to achieve a further improvement of the write operation. Larger tunnel currents are expected for the NTJ structure simply because the channel width is effectively increased. Such XTJ structures may be realised in metal-dot tunnel junction devices. An equivalent circuit is shown in Fig. 8 (b) for a 6 x 7 tunnel junction army. The I-V characteristics and t,,-Vw dependence simulated for the L-SEM with 2x2-r&-island NTJ are show in Figs. 9(a) and (b), and compared with the results for 2x2-tin?-island MTJ shown in Fig. 9 (b).
The runnelling current becomes a few times larger by employing an NTJ simply because of the re&ecl tunnel resistance. This results in a shoner switching time (Fig. 9(b) ). A switching time as short as 2 nsec is achieved which is comparable to that of the latest DRAM. In conclusion the new L-SEM architecture enables high-speed write operation and, by optimising the tunnel junction configuration. it is possible to achieve a write time shorter than 10 nsec. Vword (mV)
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In this final section, we discuss the offset charge effects in the L-SEM cell. We have so far constdered an ideal memory system without any fi-acttonal background charge. However. charged defect states at silicotioxtde interfaces are more or less inevitable in the real device structures, which may cause senous effects on the memory operations. From the stand-point of memory design, the most crucial effect of the offset charge IS uncontrollable change in the critical voltage. If the offset charge on each island varies in a random manner, the critical voltages of the MTJs in the memory army are also scattered completely, and there will 'be a fume probabthty that the CB of the MTJ 1s broken and the stored data cannot be retamed m some memory cells. In these circumstances. a new ctrcutt operanon which IS independent of background charge IS necessary [6] . However. a densq of interface defects achteved m recent siltcon process technologtes is typically of the order of IO"'cm". whtch results tn. at most. only a few defects over the core MTJ area of the single L-SEM-cell. As long as the offset charge IS mduced by those few defects. the offset charges on the islands of the MTJ are not random but there should be a certain correlation among them. To make clear it. we have conducted a preliminap simulation for the L-SEM system with a single defect charge introduced. The defect is assumed to be located in 2 nxn distance from the chain of the islands. and is moved parallel to the chain (see Fig. 10 ). . Figure 11 shows the defect position dependarce of the charges induced OD each island. The capacitance parameters between the defect and islands were obtained from these results. In the single-electron circuit simulations, the single defect IS m0deIled as an extra n0de with a smgle negative charge, -e, on it. The position-dependent capacitance parameters were then inmxiuced to the equivalent circuit as addihonal capacitances. Simulations for the I-V characteristics were repeated by moving a single defect charge from the one edge to the another of the MU. The critical voltages taken from the I-V chatacteristlcs were plotted in Fig. 12 as a function of defect position.
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Statistical analysis was perf0rmed on these results: the distribution of the upper critical voltages was plotted in Fig.  13 . The entire distribution looks like a Poisson distribution with a main peak which is slightly below the original critical voltage of 0.2 V. It should be ooted that distribution has a tail towards the larger voltage regime. but no fmite probability IS seen around zero critical voltage. This means that blockade'state is always maincliaed m&p&ent of defect positions. This is because many of the tunnel junctions m the MTJ can act to provide a good blockade even though s0me of the tunnel junctions close to the defect are broken. In addition. a well defined main peak in the distribution still enables us to work m the same manner as that for an ideal system. This IS indeed a big advantage of the MTJ compared with a single tunnel junction in which the blockade is detemuned only by one tunnel junction. Therefore. as long as the number of the charged defects in one cell is kept smaller than the number of the tunnel junction in the MTJ. the L-SEM structure is robust for offset charge problems. These considerations are deplcted in Fig. 14 . In this figure a solid line represents &f&t densities which provide one defect per one island area of the MTJ. Ttus indicates that the MTJ with istand size as small as a few manometre satisfies thus criterion. and the L-SEM with such MTJs can operate without having special circuit arrangements. 
Conclusion
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New L-SEM cell design and architecture based on the MTJ were presented for use as a high-speed RAM. A unique few electron operation scheme was shown by conducting single-elecuon circuit simulations, and a higb-speed write opetanon was demonsXr&d with a charging/diiharging time shorter than 10 nsec. The robusmess of the L-SEM was also discussed in terms of the offset charge issue.
